A new algorithm for translating ladder diagrams into instruction lists is presented in this paper. To perform this task a new class of digraphs called Fractal Series Parallel (FSP) digraphs is proposed for the first time, which can represent the Boolean functions of a ladder diagram more intuitively and concisely than binary trees. Our analysis is based on the fact that a General Series Parallel (GSP) digraph can be transformed into a FSP digraph that is equivalent to the GSP one in Boolean function.
INTRODUCTION
Ladder diagrams (IDs) and instruction lists (ILs) are major programming languages commonly used by Programmable Logic Controllers (PLCs). (Karl-Heinz, 2001 ) A ladder diagram consists of chart symbols, and expresses the control logic with serial and parallel connections between chart symbols. An instruction list is a set of instructions composed of operation codes and operands, and is similar to assembly.
The interest of the translation algorithm we study is that a ladder diagram cannot be executed directly by PLC, and a feasible way is to translate it into an IL first and then translate the IL to the native code. (Kim et al., 1999) A translation method of row-by-row is mentioned (Chmiel et al., 2002; Jong-il Kim et al., 1992) , which goes horizontally from left to right and begins analysis of next row when vertical connection is reached. In addition, another solving approach, which first translated a LD into a binary tree, and then obtained the IL by traversing the binary tree, is presented (Ge Feng et al., 2006; Kim et al., 1999) .
Our main result is a new translation algorithm from a LD to an IL based on Fractal Series Parallel (FSP) digraphs. FSP digraphs provide a concise and intuitive form to describe the structure of ladder diagrams and are beneficial to the logic verification and the code optimization at the level of the IL generation.
The remainder of this paper is divided into four sections. The first one provides the definitions and elementary facts needed to understand the translation procedure. In the second, the definitions of FSP digraphs are outlined and shown correct. The third section presents the detailed steps to transform a LD to an IL using FSP digraphs. The last section presents our conclusion and future work to be conducted.
BASIC DEFINITIONS AND RELATIONS

Graph theoretical definitions
Most of the graph theoretical terms used are standard (Diestel Reinhard, 2003) . Thus, the most commonly used terms and those that may produce confusion are not redefined here again.
A graph G = <V, E> consists of a finite set of vertices V denoted by V (G) and a finite set of edges E denoted by E (G). Edges are pairs of distinct vertices, if the edges of a graph are unordered pairs the graph is undirected and if they are ordered the graph is directed. We will abbreviate directed graph as digraph. For the empty graph ( φ φ, ) we simply writeφ .
In-degree of a vertex is the number of edges enters itself, denoted by deg + (v) . Similarly, out-degree of a vertex is the number of edges leaves itself, denoted by deg -(v). A vertex v of a digraph G is a source denoted by v s (G) if its in-degree is zero, and is a sink denoted by v t (G) if its out-degree is zero. A vertex is a split vertex if its in-degree is one or zero and out-degree is greater than one. In contrast, a vertex is a join vertex if its in-degree is greater than one and out-degree is one or zero.
A path is a non-empty graph P = (V, E) with the form V = {x 0 , x 1 , …, x k } and E = {x 0 x 1 , x 1 x 2 , …, x k-1 x k }, where the vertex x i is distinct for all 0 ≤ i ≤ k. If deg -(v s (G)) = n, then G can be represented by BB 1 ∪ B 2 B ∪ ... ∪ BB n where the Bi for all 1 ≤ i ≤ n is a subgraphs of G called branch components, and are obtained by (i) getting all different paths P 1 , P 2 , …, P n by traversing from the ith incident edge of the source to the sink, then (ii) applying union operation on these paths, namely P 1 ∪ P 2 ∪ … ∪ P n .
As shown in figure 1 , the out-degree of G is three, so the digraph G can be represented by BB 1 ∪ B 2 B ∪ BB 3 where V(B 1 B ) = {1, 2, 6} and E(BB 1 ) = {(1, 2), (2, 6)}, V(B 2 B ) = {1, 3, 5, 6} and E(BB 2 ) = {(1, 3), (3, 5), (5, 6)}, V(B 3 B ) = {1, 4, 5, 6} and E(BB 3 ) = {(1, 4), (4, 5), (5, 6)}. 
General Series Parallel digraphs
General Series Parallel digraphs have been extensively studied because of its relationship with the networks constructed by connections in series or in parallel of electrical components (resistors, capacitors, etc.).
A ladder diagram can be represented by a GSP digraph in a natural way. Each rung in the ladder diagram is represented as a single GSP digraph, and the ladder logic symbols constitute the vertices of the graph while the connections between symbols are implemented as the edges of the graph (Ngalamou et al., 2004) . Figure 2 shows a ladder diagram and its equivalent GSP digraph representation.
Fig. 2. Ladder Diagram and its equivalent GSP digraph representation .Please note that S, V1, and V2 are the virtual vertices with logic value TRUE.
A GSP digraph (Jacobo et al., 1979; Shih-Yih Wang et al., 1992) is defined recursively as follows:
Definition 1: General Series Parallel digraphs 1) A digraph G is a GSP digraph if it consists of two vertices v 1 , v 2 joined by a single edge, and is called edge GSP digraph. The Boolean function of G is written as
2) Let G 1 and G 2 be GSP digraphs.
which is obtained from G 1 and G 2 by identifying the sink of G 1 with the source of G 2. Such a connection is called a series connection. The Boolean function of G is written as 
The source of G is called a corresponding split vertex of the sink; similarly, the sink is called a corresponding join vertex of the source.
THE THEORETICAL DEFINITIONS OF FSP DIGRAPHS
Although GSP digraphs can represent ladder diagrams in a natural way, it is difficult to obtain Boolean functions from them. Given a GSP digraph G composed of other GSP digraphs, if deg -(v s (G)) = n, the Boolean function of G can be written as * , …, and B n B * may not be all the class of GSP digraphs. Consequently, it is impossible to divide a GSP digraph into two or more sub GSP digraphs that are simple enough to be transformed into an IL and then combine the results of these sub digraphs to obtain a complete solution to the original one.
As shown in figure 1 , the Boolean function of G can be written as
* ) = {4, 5} and E(B 3 B ) = {(4, 5)}, and the graphs BB 2 * and B 3 B * are not disjoin.
To overcome this problem, FSP digraphs are proposed. Before we give the definitions of FSP digraphs two functions about split and join vertices are outlined as follows:
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The join vertex function : J G : V → {0, 1, 2, …, n -1}. Fig. 3 . A FSP digraph G.
Our transformation algorithm from a FSP digraph to an IL is based on the following facts:
Lemma 1: There is one-to-one relationship between a split vertex and its corresponding join vertex in a FSP digraph, namely a split vertex has only one corresponding join vertex and a join vertex has only one split vertex too.
Proof: From the def. 2, we can see that parallel composition only happens when (i) the source and sink all are not split and join vertices, (ii) or source and sink are corresponding split and join vertices of each other. This proves our lemma is correct.
Lemma 2:
The out-degree of a split vertex is as many as the in-degree of its corresponding join vertex.
Proof:
The increase of out-degree and in-degree is arisen by parallel composition operation. Due to the one-to-one relationship of split and join vertices, the out-degree of a split vertex and the in-degree of its corresponding join vertex increase together.
Lemma 3: Given a FSP digraph G composed of some other FSP digraphs in parallel, if the out-degree of the source is n, then BB 1 * , B 2 B * , …, and BB n * are disjoint with each other. 
THE ALGORITHM FOR TRANSLATING A LADDER DIAGRAM TO AN INSTRUCTION LIST
Now we have finally collected enough facts to be able to outline our procedure to translate a LD to an IL.
Algorithm 1: <Translation procedure for a LD to an IL>
Input: a ladder diagram
Output: the Boolean function of the ladder diagram
Step1: Represent the ladder diagram with a GSP digraph G.
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Step3: Transform G T into Boolean function
For describing the algorithm concisely and conveniently, we use Boolean function as the result of the translation process. The IL will be obtained by replacing '∪' and '∩' with 'OR' and 'AND' respectively in the process of translation.
The algorithm for transforming GSP to FSP digraphs
The Boolean function of a FSP digraph can be depicted concisely using equation 1, but FSP digraphs are unable to represent all ladder diagrams directly.
We will solve the problem with two steps: first, we partition a GSP digraph into series digraphs; this step is equivalent to partition the GSP digraph into edge GSP digraphs and connect them in series. Second, a FSP digraph equivalent to the GSP one in Boolean function will be constructed by connecting these series digraphs in parallel. A topology transformation method is used when the parallel condition of FSP digraphs is not satisfied.
Algorithm 2: <Transformation for a GSP to the FSP>
Input: a GSP digraph G
Output: a FSP digraph G T and the list L P composed of pairs of corresponding split and join vertices in G T
Step1: Decompose G into series digraphs.
(i) A series digraph G i will be gotten by traversing G with the depth-first traversal from a source to a sink, and put the series digraph into the list L S .
(ii) Remove the edges of series digraph G i from G.
(iii) Remove the nodes whose degree is zero from G.
(iiii) Repeat the operations (i), (ii), and (iii) until G become empty.
Step2: Reconnect series digraphs in parallel according to the definitions of FSP digraphs.
Fetch a series digraph G T from the list L S
while the L S is not empty do 17th IFAC World Congress (IFAC'08) Seoul, Korea, July 6-11, 2008 Figure 4 shows the series digraphs of the GSP digraph in figure 2 . Figure 5 shows the process of constructing the FSP digraph G T by connecting series digraphs in figure 4 in parallel.
As shown in figure 5(b) , the parallel composition conditions is not satisfied when G T and G 3 connect in parallel at vertices S and V 1 , since the corresponding join vertex of S is X 3 . A new vertex S ' that is equivalent to S in Boolean function is created and used as the split vertex of V 1 . Similarly, a new vertex X 13 ' identical to vertex X 13 has been created when connecting G T and G 5 in parallel as shown in figure 5(d) .
When G T and G i with the source v s and the sink v t connect in parallel, there are three possibilities:
. 
THE ALGORITHM FOR TRANSLATING A FSP DIGRAPH TO AN INSTRUCTION LIST
We now consider the problem of implementing Step 3 of the translation algorithm of a LD into an IL. The algorithm is based on the Lemmas in the third section. 
node = vertex that is adjacent from node end while When we apply the algorithm on the FSP digraph G T in figure 5(d) , the elements of Q are X8, V2, S ' , and S; the elements of the reordered L P is {X8, X13'}, {V2, X13}, {S', X3}, and {S, V1}. The reducing process is shown in figure 7 , and figure 8 shows the instruction lists of the final Boolean function. It is important to point out here that the instruction lists generated by the algorithm have some redundant and 17th IFAC World Congress (IFAC'08) Seoul, Korea, July 6-11, 2008 needless instructions such as step 1, 2, 8, 11, 12, 13, 23 and 27 in figure 8 , which is created by vertices S , S', V1, V2, and X13'. Yet, the redundant instruction can be removed easily by recognizing these vertices in the translation process.
Fig. 7. The process of reducing G T in figure 5(d) with
Boolean function.
Fig. 8. The instruction list of the G T in figure 5(d).
CONCLUSIONS AND FUTURE WORK
In this paper, a complete translation algorithm from a LD to an IL is presented, which use FSP digraphs to depict the Boolean function of ladder diagrams.
FSP digraphs are the powerful model to describe the structure of all networks constructed by connection in parallel or in series of elements, and are more intuitive than binary tree. Presently we are studying to optimize the ILs using FSP digraphs.
The next step will extend the definitions of FSP digraphs and make it support Sequential function charts, Logic block and Petri Nets.
